• @MasterBlaster
    link
    14 hours ago

    I see your VHDL, and raise with Prolog… or Postscript, similar paradigm.