So before I continue with the FPGA work I am going to build the control panel the AFIT lab had. While one of the pictures in the document is corrupted that shows both panels together they helpfully included two schematic drawings of each side. This is perfect.