Fuck arm and it’s proprietary mess.
RISC-V ftw
<insert proprietary RISC-V cores jumpscare>
I guess it is proprietary mess …
Fuck arm and it’s proprietary mess.
RISC-V ftw
<insert proprietary RISC-V cores jumpscare>
I guess it is proprietary mess …